## This Page Is Inserted by IFW Operations and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):


- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

## IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.


... Inventor: rasuaki HIRANO Application No.: to be assigned Docket No.: 204552022100

Sheet 1 of 10



Title: N CONTROL OF CO

Sheet 2 of 10








Fig.4 vp<u>e</u> Blksel Erasesp 41 P-well 44




Inventor: Yasuaki HIRANO Application No.: to be assigned Docket No.: 204552022100

Sheet 4 of 10






Sheet 5 of 10



Application No.: to be assigned Docket No.: 204552022100

Sheet 6 of 10



Title: NY LATILE SEMICONDUCTOR MEMORY DEVICE CAP

Sheet 7 of 10

Fig.9





Fig.10




Ξ

E 1.3 E. C. C.

Title: NOT ATILE SEMICONDUCTOR MEMORY DEVICE CAPAR


Sheet 8 of 10



OF .

Inventor: Yasuaki HIRANO Application No.: to be assigned Docket No.: 204552022100

Sheet 9 of 10



Sheet 10 of 10







Fig.14



The state of the s